Digital Logic RTL and Verilog Interview Questions

Showing posts with the label rtlShow all

Write Verilog code to design a digital circuit that generates the Fibonacci series

Write Verilog code to design a digital circuit that generates the Fibonacci series

WinningChessTraps.com 9:02 AM verilog

I was interviewing with one company in Austin, TX and I was asked to design a circuit which would generate the Fibonacci Series. By definition, t…

Write Verilog Code to generate Gray Code

Write Verilog Code to generate Gray Code

WinningChessTraps.com 9:01 AM verilog

A simple and common interview question for digital designers is to write Verilog code to generate Gray Code. I’ve seen two ways to accomplish …